| | ed States Patent A | and Trademark Office | UNITED STATES DEPAR United States Patent and Address: COMMISSIONER F P.O. Box 1450 Alexandria, Virginia 22: www.uspto.gov | Trademark Office OR PATENTS |
|---|--------------------|----------------------|--|--------------------------------|
| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
| 10/666,892 | 09/17/2003 | Hong-Yi Hubert Chen | MP0393 | 9088 |
| 26703 7590 01/10/2007 HARNESS, DICKEY & PIERCE P.L.C. 5445 CORPORATE DRIVE SUITE 400 TROY, MI 48098 | | | EXAMINER | |
| | | | PATEL, HETUL B | |
| | | | ART UNIT | PAPER NUMBER |
| | - | | 2186 | |
| SHORTENED STATUTORY PERIOD OF RESPONSE | | MAIL DATE | DELIVERY MODE | |
| 3 MONTHS | | 01/10/2007 | PAPER | |

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

| | Application No. | Applicant(s) | | | |
|--|--|--|--|--|--|
| | 10/666,892 | CHEN ET AL. | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | Hetul Patel | 2186 | | | |
| The MAILING DATE of this communication | n appears on the cover sheet w | | | | |
| Period for Reply | | | | | |
| A SHORTENED STATUTORY PERIOD FOR RI THE MAILING DATE OF THIS COMMUNICATIO Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communicatio If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory p Failure to reply within the set or extended period for reply will, by s Any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b). | ON. FR 1.136(a). In no event, however, may a n. a reply within the statutory minimum of thi eriod will apply and will expire SIX (6) MO statute, cause the application to become A | reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133). | | | |
| Status | | | | | |
| 1) Responsive to communication(s) filed on f | 14 December 2006. | | | | |
| | This action is non-final. | | | | |
| 3) Since this application is in condition for all | 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | |
| closed in accordance with the practice und | der <i>Ex parte Quayle</i> , 1935 C.I | D. 11, 453 O.G. 213. | | | |
| Disposition of Claims | | | | | |
| 4)⊠ Claim(s) <u>1-10,12-23,25,26 and 51-79</u> is/ar | e pending in the application. | | | | |
| 4a) Of the above claim(s) is/are with | | | | | |
| 5) Claim(s) is/are allowed. | | | | | |
| 6)⊠ Claim(s) <u>1-10,12-23,25,26 and 51-79</u> is/are rejected. | | | | | |
| 7) Claim(s) is/are objected to. | | | | | |
| 8) Claim(s) are subject to restriction a | nd/or election requirement. | | | | |
| Application Papers | | | | | |
| 9) The specification is objected to by the Example 1 | miner. | | | | |
| 10) The drawing(s) filed on is/are: a) □ | accepted or b) Objected to | by the Examiner. | | | |
| Applicant may not request that any objection to | | | | | |
| Replacement drawing sheet(s) including the co | | | | | |
| 11) The oath or declaration is objected to by th | e Examiner. Note the attache | ed Office Action or form PTO-152. | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for for | eign priority under 35 U.S.C. | § 119(a)-(d) or (f). | | | |
| a) All b) Some * c) None of: | | | | | |
| 1. Certified copies of the priority documents have been received. | | | | | |
| 2. Certified copies of the priority docun | | | | | |
| 3. Copies of the certified copies of the | • | n received in this National Stage | | | |
| application from the International Bu | | transition | | | |
| * See the attached detailed Office action for a | a list of the certilied copies no | | | | |
| | | | | | |
| Attachment(s) | | Summary (BTO 412) | | | |
| 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) | B) Paper No | Summary (PTO-413) (s)/Mail Date | | | |
| 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SI Paper No(s)/Mail Date 1.5. Patent and Trademark Office | | Informal Patent Application (PTO-152) | | | |

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on December 14, 2006 has been entered and carefully considered.

2. Claims 11, 24, 27-50 and 80-85 are cancelled; and claims 1, 12, 14, 25, 51, 64, 74 and 78 are amended. Therefore, claims 1-10, 12-23, 25-26 and 51-79 are currently pending in the application.

3. Applicant's arguments filed on December 14, 2006 have been fully considered but they are not deemed to be persuasive.

4. The rejection of claims 1-10, 12-23, 25-26 and 51-79 as in the previous Office Action is respectfully <u>maintained</u> but updated to show the changes made by the amendment.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the

art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 1-10, 12-23, 14-23 and 25-26 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 1 recites "A register file for a data processing system comprising: a unbanked memory unit ..., input ports ..., output ports ..., and an address encoder...." It is unclear how a register file, which is a data/software file, can have hardware components such as unbanked memory unit, input/output ports and address encoder. Claims 2-10 and 12-13 are also rejected as they further limit the rejected base claim 1. Claims 15-23 and 25-26 are also rejected as they further limit the rejected base claim 14.

Claim Objections

6. Claim 1 is objected to because of the following informalities:

The phrase "... for each of the <u>input ports the address encoder</u> ..." should be written as "... for each of the <u>input ports, the address encoder</u> ..." in the last paragraph of claim 1.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that

form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-10, 14-23, 57-58 and 60-79 are rejected under 35 U.S.C. 102(b) as

being anticipated by Jaggar (USPN: 5,701,493).

As per claim 1, Jaggar teaches a register file for a data processing system comprising a unbanked memory unit (i.e. the stack memory area) having a plurality of memory locations, each memory location being addressable by an encoded address (i.e. the combination of register address and the mode bits, 17 in Figs. 1 and 8), wherein the encoded address corresponds to at least one register (i.e. registers R0-R13 in Figs. 1 and 8) and processor mode (i.e. a user mode and system mode); input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) to receive inputs for addressing at least one of the memory locations using an encoded address; and output ports (i.e. the output to write buffer 10 and the output to the internal bus 4 in Figs. 1 and 8) to output data from at least one of the memory locations addressable by an encoded address (e.g. see the abstract and Figs. 1 and 8). Jaggar further teaches an address encoder (i.e. the combination of components 12-20 in Fig. 8) for each input port, the address encoder to provide an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) for accessing one of the plurality of registers (i.e. R0-R15 in Fig. 8) (e.g. see Fig. 8). Examiner interpreting the

limitation "an address encoder for each input port" as the *same* address encoder for each input port.

As per claim 2, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that a plurality of registers (i.e. registers R0-R13 in Figs. 1 and 8) correspond to the plurality of memory locations of the unbanked memory unit, i.e. each register corresponds to one or more memory locations depending on the processor mode (e.g. see the abstract).

As per claim 3, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each register (i.e. registers R0-R13 in Figs. 1 and 8) is addressable by a corresponding encoded address (i.e. the combination of register address and the mode bits, 17 in Figs. 1 and 8) (e.g. see the abstract and Figs. 1 and 8).

As per claim 4, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that at least two registers are capable of being accessed in different processor modes using the same encoded address, i.e. the system mode reuses the same set of registers as the user mode (e.g. see the abstract).

As per claim 5, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that the read and write requests need to be redirected whenever the mode is changed, therefore, the plurality of memory locations of the stack memory are discontinuous (e.g. see Col. 6, lines 51-61).

As per claim 6, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that a bit width of the plurality of memory locations (i.e. the

stackable memory area) is scalable to any arbitrary bit width size (e.g. see Col. 6, lines 51-61).

As per claim 7, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that inputs (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) are received associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8), and wherein at least one of the outputs (i.e. output in Fig. 8) is data from a register associated with an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) obtained from the received inputs (e.g. see Fig. 8).

As per claim 8, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that data is outputted from the unbanked memory unit (i.e. the stackable memory area) for at least two instructions, i.e. two different READ requests/instructions (e.g. see claim 15).

As per claim 9, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that inputs (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) are received associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8), and wherein one of the inputs is data to be written in a register associated with an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) obtained from the received inputs (e.g. see Fig. 8).

As per claim 10, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that data for at least two retired instructions (i.e. WB 660 in

Fig. 6) is to be written in at least two registers (i.e. via bus 426 in Fig. 6) (e.g. see Fig. 6 and paragraphs [0038]-[0040]).

As per claims 51, 61, 64, 74 and 78, see argument with respect to the rejection of claim 1. Claims 51, 61, 64, 74 and 78 are also rejected based on the same rationale as the rejection of claim 1.

As per claims 14-23, see arguments with respect to the rejection of claims 1-10, respectively. Claims 14-23 are also rejected based on the same rationale as the rejection of claims 1-10, respectively.

As per claims 52-56, see arguments with respect to the rejection of claims 2-6, respectively. Claims 52-56 are also rejected based on the same rationale as the rejection of claims 2-6, respectively.

As per claim 57, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each address encoder (i.e. the combination of components 12-20 in Fig. 8) includes input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Figs. 1 and 8) to receive inputs associated with at least one register (i.e. "reg add" in Fig. 8) and processor mode (i.e. "mode bits" in Fig. 8) in providing a corresponding encoded address (e.g. see Fig. 8).

As per claim 58, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that each address encoder (i.e. the combination of components 12-20 in Fig. 8) includes logic circuitry (i.e. the instruction decoder, 14 in Fig. 8) to obtain the corresponding encoded address based on the received inputs (e.g. see Fig. 8).

As per claim 60, Jaggar teaches the claimed invention as described above and furthermore, Jaggar teaches that the processor is at least one of an embedded processor and a microprocessor (i.e. 62 in Fig. 8).

As per claims 62-63 and 67-69, see arguments with respect to the rejection of claims 2-6, respectively. Claims 62-63 and 67-69 are also rejected based on the same rationale as the rejection of claims 2-6, respectively.

As per claims 65-66, see arguments with respect to the rejection of claims 2-3, respectively. Claims 65-66 are also rejected based on the same rationale as the rejection of claims 2-3, respectively.

As per claims 70-73, see arguments with respect to the rejection of claims 57-60, respectively. Claims 70-73 are also rejected based on the same rationale as the

rejection of claims 57-60, respectively.

As per claims 75-77 and 79, see arguments with respect to the rejection of claims 8-10 and 8, respectively. Claims 75-77 and 79 are also rejected based on the same rationale as the rejection of claims 8-10 and 8, respectively.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

8. Claims 12-13 and 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar in view of Meier et al. (USPN: 6,363,471) hereinafter, Meier.

As per claims 12 and 13, Jaggar teaches the claimed invention as described above, but failed to teach a latch circuit and a selector as clamed. Meier, however, teaches about using the latch or other clocked storage devices to store the intermediate values for pipelining to the next stage (e.g. see Col. 16, lines 21-35 and Fig. 6). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement Meier's latch circuit in the register file taught by Jaggar. In doing so, this latch circuit can buffer the data (i.e. the encoded addresses) for pipeline storage in case if the data can be reused. The further limitation of having the selector coupled to the latch and the address encoder is well-known and notorious old in the art at the time of the current invention was made. By using the selector, such as a mux, the encoded address can be selected either from the latch circuit or directly from the address encoder based on a select signal.

As per claims 25-26, see arguments with respect to the rejection of claims 12-13, respectively. Claims 25-26 are also rejected based on the same rationale as the rejection of claims 12-13, respectively.

9. Claims 59 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jaggar in view of Rangan et al. (USPN: 6,766,505) hereinafter, Rangan.

As per claim 59, Jaggar teaches the claimed invention as described above. However, Jaggar does not clearly disclose that the logic circuitry includes at least one of

a programmable gate array (PGA) or a field programmable gate array (FPGA). Rangan, on the other hand, teaches that FPGAs are well-known integrated circuits that provide the advantages of fixed integrated circuits with the flexibility of custom integrated circuits. Such devices allow a user to electrically program standard, off-theshelf logic elements to meet a user's specific needs (e.g. see Col. 3, lines 40-46). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to include FPGA as taught by Rangan in the logic circuitry of Jaggar to achieve the advantages as described above.

Remarks

10. As to the remark, Applicant asserted that with regards to independent claims 1 and 27,

 (a) Jaggar fails to show, teach or suggest <u>an address encoder for each input port</u> as recited in claim 1 and other independent claims.

Examiner respectfully traverses Applicant's remark for the following reasons:

With respect to (a), Jaggar does teach an address encoder (i.e. the combination of components 12-20 in Fig. 8) for each input port, the address encoder to provide an encoded address (i.e. the combination of register address and the mode bits, 17 in Fig. 8) for accessing one of the plurality of registers (i.e. R0-R15 in Fig. 8) (e.g. see Fig. 8). Examiner would like to point out to Applicant that upon broadest interpretation the

limitation "an address encoder for each input port", it is equated with "the same/common address encoder for each input port".

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

> H.B. Patel 12/22/2006 Hetul Patel Patent Examiner Art Unit 2186

.....